1







FIG. 2



Inventor: WATANABE Application No. Unknown Docket No. 024016-00063

SIGNAL ST - SIGNAL AV2 TIME CHART SHOWING ACTION OF RESPECTIVE COMPONENTS OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 1 IN2 DN2 CN2 AV1/ Z N CN1 REFERENCE ---CLOCK SIGNAL SR ← DIFFERENCE ---VALUE DN --INTEGRATED --VALUE IN --COUNT VALUE CN ANALOG CONTROL VOLTAGE AV

4






FIG. 5






FIG. 6

AT TIME OF COUNTING RISING EDGES OF OUTPUT CLOCK SIGNAL FOR CONTROL SCHEMATIC DIAGRAM ILLUSTRATING FLUCTUATION OF OUTPUT CLOCK SIGNAL





FIG. 7

SCHEMATIC DIAGRAM ILLUSTRATING FLUCTUATION OF OUTPUT CLOCK SIGNAL AT TIME OF COUNTING BOTH RISING EDGES AND FALLING EDGES OF OUTPUT CLOCK SIGNAL FOR CONTROL ACCORDING TO VARIATION 3



BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 2






FIG. 9

BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 4



BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION FIG. 10

CIRCUIT ACCORDING TO VARIATION 5







FIG. 12

SCHEMATIC DIAGRAM SHOWING CONFIGURATION OF SUBTRACTER OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 3



BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 6 FIG. 13






FIG. 14


SCHEMATIC DIAGRAM SHOWING CONFIGURATION OF SUBTRACTER OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 6



BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION



FLOW CHART OF OPERATION SHOWING STEPS OF OBTAINING INITIAL INTEGRATED VALUE IN CASE OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 4




EXAMPLE OF STORING QUASI-INTEGRATED VALUE TOGETHER WITH QUASI-COUNT VALUE IN A REGISTER OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 4

ADDRESS	QUASI-INTEGRATED VALUE QIN	QUASI-COUNT VALUE QCN
00h	00000000	00000110
01h	0000001	00000111
02h	00000002	00001001
03h	0000003	00001010
:	•	•
	•	•
	}	
FEh	11111110	01101100
FFh	11111111	01101110


Title: CLOCK MULTIPLICATION CIRCUIT Inventor: WATANABE Application No. Unknown Docket No. 024016-00063

18

BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 7 FIG. 18




FLOW CHART OF OPERATION SHOWING STEPS OF OBTAINING INITIAL INTEGRATED VALUE IN CASE OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 7



BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION

CIRCUIT ACCORDING TO VARIATION 8



21

BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 9




FIG. 22

BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO VARIATION 10




FIG. 23

BLOCK DIAGRAM SHOWING CONFIGURATION OF CLOCK MULTIPLICATION CIRCUIT ACCORDING TO EMBODIMENT 5

